Memory Efficiency of Parallel Programs and Memory Bounded Speedup

M.A. Kartawidjaja and A.G. Hockstra

Faculty of Computer Science, University of Indonesia, Kampus UI, Depok, Depok Indonesia, email: mawiran@ibm.net

2 Parallel Science, University of Amsterdam, Kruislaam 403, 1098 SJ Amsterdam, the Computer Science, University of Amsterdam, Kruislaam 403, 1098 SJ Amsterdam, the Netherlands, email: alfons@wins.uva.nl

Abstract. We introduce the concept of memory efficiency of a parallel program. Memory efficiency is a measure of the amount of data replication in a parallel program. It describes how well a parallel program is equipped to exploit the available memory in (distributed memory) parallel computers, and whether a parallel program is scalable in its memory usage. simplifies the analysis of the memory bounded speedup model introduced by Sun and Ni. We show how the memory efficiency concept We apply memory efficiency in the memory bounded speedup model as

Introduction

and parallel systems. This work has been reviewed by Kumar and Gupta [2] strict and formal definition of scalability is hard to produce [1, 2] it is generally agreed scalability metrics have been proposed and studied in the context of many applications performance, measured in some metric, if its size is increased. A large number of upon that scalability expresses if and how a parallel system is able to preserve its played - and still plays - a key role in the advances of parallel computing. Although a The concept of scalability of parallel computers and parallel programs has

where T_{eq} is replaced by T_1 , the execution time of the parallel program running on 1 program which solves the same problem. Usually one measures the relative speedup program running on p processors and T_{eq} , the execution time of the fastest sequential definition speedup S_p measures the quotient of the execution time T_p of a parallel the best-known and most-used scalability metric is speedup, in its original

which we now know as Amdahl's Law: Ware [3] has formulated a speedup law, based on earlier work by Amdahl [4].

$$S_{\rho} = \frac{1}{\rho} + \frac{1}{(\rho - 1)\alpha}$$

small α of say 0.01 would limit the speedup to 100. much skepticism about the potential of massively parallel computing, since a relative i.e. the speedup is bounded by the sequential part of the program. Amdahl's law raised communication latencies are ignored. If we take the limit of $p \to \infty$ we find $S_n = 1/\alpha$, where α is the inherently sequential fraction of a program. In Amdahl's law all

number of processors is increased. This fixed-load leads to Amdahl's sequential bottlein many engineering and research applications is very different essential in some application areas (e.g. real time control applications) the situation neck and prevents to reach very high speedups. Although the fixed-load constraint is In Anidahl's law the amount of computational work is kept constant as the

> more particles, or in more dimensions. Instead of trying to solve the same problem speedup model results in Under the assumption of a constant sequential workload Gustafson's fixed time faster, one tries to solve a larger problem in approximately the same amount of time computational power is increased, one usually increases the computational load too fixed-time concept, which results in scaled speedup models. If the available This is done for instance by performing simulations on finer and/or larger grids, with Gustafson [5] has solved Amdahl's sequential bottleneck by formulating a

$$S_p = p - \alpha(p - 1) .$$

large speedups. Gustafson [5] reported measurements of scaled speedups of 1016 to Proportional scaling of the parallel workload with the number of processors facilitates 1021 on three applications actually running on a 1024 node hypercube architecture.

formulations of many scalability studies are very different, but in all cases varying the all subsequent scalability studies. Scalability is a property which investigates how a workload is an essential feature of the analysis. workload of the program running on the system are allowed to increase. The exact performance metric of a parallel system behaves if both the system size and the Gustafson has introduced a very important principle which has been applied in

a straightforward inclusion of the effect of data replication into the model bounded speedup of Sun and Ni [6]. We will show that memory efficiency allows for memory efficiency and apply it to a generalized scaled speedup model, the memorycommunication between processors. In this paper we introduce the concept of computers data is frequently replicated in memory of each processor to prevent workload indefinitely. Under the constraint of finite memory resources (per processor) this is certainly not possible. Furthermore, especially on distributed memory parallel Scaling workloads raises the question if one is allowed to increase the

Memory Efficiency

program we can define the memory efficiency ε_m of a parallel program as running on p processors. Equivalent to the definition of the efficiency of a parallel Define m(p) as the memory requirement per processor of a parallel program

$$f_{m} = \frac{m(1)}{pm(p)} \tag{3}$$

of usage of the memory of a parallel computer. In shared memory computers $\varepsilon_{\pi}=1$ that we are dealing with distributed memory systems. between 1/p and 1, due to data replication. In the sequel of the paper we will assume The memory efficiency is a measure of the scalability of a parallel program in terms However, in distributed memory computers the memory efficiency can take any value

and m_{κ} the size of the memory per node. We assume homogenous nodes, i.e. all nodes have equal amounts of memory. If this program is to be executed on p processors, the following expressions must hold: Let M be the total memory requirement of a (parallel) program on 1 processor

We assume that m is the memory requirement for the data segment of the parallel program. The code segment and the memory needed by the run time kernel is assumed to be neglegible

$$\frac{M}{m_R} \le \varepsilon_m P$$
 (

memory, and it effectively needs more memory than the sequential program. In the putting us back to the fixed-load situation of Amdahl. M beyond $k m_R$. This means that the total workload can also not be increased further k, with k a constant number. In this situation an increase in the number of If $\epsilon_{m} < 1$ the parallel program in not able to fully use the available distributed and scaling of the workload with the number of processors is no longer possible, thus processors, and thus the amount of available memory, will not allow us to increase most extreme case ϵ_m is inversely proportional with p. In that case we find M/m_R s

efficiency, we have to specify how the parallel workload is carried out. Fig (1) shows a parallel matrix-vector product. In order to find expressions for the memory how the example problems can be executed in parallel. We will examine two example programs, a parallel matrix-matrix product and



product shown right. Figure 1: The parallel matrix-matrix product shown left, and the parallel matrix-vector

concept. (for this see e.g. [7]) but it results in a good illustration of the memory efficiency Obviously this is not an optimal way to perform a matrix-matrix product in parallel block decomposed, such that each processor has nlp columns of B and C in memory matrix-matrix product is replicated in every processor, matrix B and C are column-In the matrix-matrix product we assume square, nxn matrices. Matrix A in the

product. In one case the matrix is kept in main memory, and in the other case the matrix elements are not kept in memory, but are calculated as they are needed. In many applications the matrix A is too large to store in memory. In this case the of each processor. We will investigate two variants of this parallel matrix-vector decomposition of the matrix. The argument vector x has to be replicated in memory will result in an enormous degradation of the memory-bounded speedup. Obviously, this disk I/O is a very time consuming operation, especially on current parallel systems. Therefore, it is usually preferable to recalculate the matrix elements matrix has to be stored on disk, and the elements are retrieved when needed (assuming that this is possible). As will become clear in the sequel, this approach The parallel matrix-vector product can be carried out by a row-block

From Fig. (1) we can derive that for the parallel matrix-matrix product the

memory requirement per node is

m(p) = n' + 2n' / p.

9

and therefore the memory efficiency equals

$$\varepsilon_m = \frac{3}{2+p} . ag{6}$$

expensive) memory resources. resources, however at the expense of a very poor utilization of the (much more efficiency of the program. A better efficiency means a better utilization of processor processor. Usually, the reason for such data replication is to avoid the need for much For large p, the memory efficiency of the matrix-matrix product approaches 3/p. This means that on a distributed memory parallel system with an infinite number of (time consuming) communication during execution, which will result in a better one node. Obviously, this is caused by the replication of matrix A in memory of each processors and therefore infinite memory resources, we can only story a matrix-matrix product with 3 times as much memory requirements as the largest product fitting on

in memory, is The memory requirement of the matrix-vector product, with the matrix stored

$$m(p) = n^2 / p + n + n / p.$$

Э

The resulting memory efficiency is

$$\epsilon_m = \left[1 + \frac{p-1}{n+2}\right]^{-1} \tag{8}$$

If we assume that n >> p, we find $\varepsilon_{m} = 1$, i.e. the parallel matrix-vector product can fully utilize the available distributed memory.

case the memory requirement per node is Finally consider the matrix-vector product without storing the matrix. In this

$$m(p) = n + n / p,$$

9

and the memory efficiency is

$$\epsilon_m = \frac{1}{1+p} \qquad (10)$$

of the available distributed memory. efficiency will be inversely proportional to p for large p, resulting in a bad utilization Again, due to the replication of data, in this case the argument vector x, the memory

3 Memory Bounded Speedup

3.1 The Model of Sun and Ni

Recently Sun and Ni generalized the scaled speedup laws, by introducing the memory-bounded speedup model [6]. Both Arndahl's fixed-load speedup, Eq. (1), and speedup model of Sun and Ni, and show their approach to include data replication into memory-bounded speedup model. First we will introduce the memory-bounded Gustalson's fixed-time speedup, Eq. (2), are contained as a special case in the the model. Next we will apply the idea of memory efficiency in the model, and we apply the model to the matrix-vector product. reproduce some results of Sun and Ni for the parallel matrix-matrix product. Finally,

and W, the amount of work in a parallel program with a degree of parallelism i. The total amount of work in the parallel program is Define Δ as the computing capacity of a processor (expressed in e.g. Mflop/s).

Actually, we should write $m(p) = n^2 + 2n[n/p]$, with [] the ceiling function. For reasons of clarity of the discussion, we will not include this level of detail into the equations

$$W = \sum_{i=1}^{n} W_i . \tag{1}$$

with m the maximum degree of parallelism in the program. If the workload W_i is executed on p processors, the execution time of the workload W_i is

$$t_i(p) = \frac{W_i}{i\Delta} \left[\frac{i}{p} \right]$$
.

imbalance in the parallel program. with [x] the ceiling function of x. The workloads with i < p model the load

The execution time of the total workload W on p processors equals

$$T(p) = \sum_{i \in [p]} W_i \left[\frac{i}{i} \right].$$

 $T(p) = \sum_{i=1}^{m} t_i(p) = \sum_{i=1}^{m} \frac{W_i}{i\Delta} \left| \frac{i}{p} \right|$ We can now formulate the generalization of Amdahl's law, the fixed-load speedup

$$S_{p} = \frac{T(1)}{T(p)} = \frac{\sum_{i=1}^{m} w_{i}}{\sum_{i=1}^{m} \frac{w_{i}}{p}}.$$
 (14)

Here we have ignored communication latencies and other overheads. If $Q_{\rho}(W)$ is the total elapsed time which is due to overheads, and put $Q_{1}(W)=0$, the fixed-load

$$S_{p} = \frac{T(1)}{T(p) + Q_{p}(W)} = \frac{\sum_{i=1}^{m} W_{i}}{\sum_{i=1}^{m} \left| \frac{i}{p} \right| + Q_{p}(W)}$$
The it is assumed that the degree of parallelism is not affected by communication

Here it is assumed that the degree of parallelism is not affected by communication

assume that the available memory is fully utilized. memory limitations. Sun and Ni [6] proposed a memory-bounded speedup model. Their idea is to scale the problem to its maximum amount, thus fully utilizing both memory capacities and computational power of a parallel computer. We will first We will now generalize the speedup models, by considering the only constraint in scaling the workload: available memory. The memory of each node of a real parallel computer is limited. Therefore, scaled speedup models have to consider

connected to this workload, when define a function g such that If W is the workload of the unscaled problem and M the memory requirement

$$=g(M). (16)$$

If $M = m_R$ (the memory per node) we can formally write for the maximum scaled workload W,

$$W' = g(pm_R) = g(pg^{-1}(W)),$$

Sun and Ni's general speedup formula for memory-bounded speedup is

$$\sum_{i=1}^{m} \frac{W_i^*}{i} \left[\frac{1}{p} \right] + Q_p(W^*)$$

(8)

In the sequel we will restrict ourselves to the situation where $W_i = 0$ if $i \neq 1$ and $i \neq p$. Furthermore, we assume $Q_p(W) = 0$. This means that the assumption of a full utilization of the available memory is correct, since data replication is not necessary if the communication latencies are zero. If we insert this in Eq. (15) we reproduce Amdahl's law, Eq. (1):

$$S_p = \frac{W_1 + W_p}{W_1 + W_p/p}$$

if we realize that $\alpha = W_1 / (W_1 + W_p)$.

the scaled problem $W_1^* + W_p^*$. The memory bounded speedup now becomes The computational work of the problem on a single node is $W_1 + W_p$, and for

$$S_{p}^{*} = \frac{W_{1}^{*} + W_{p}^{*}}{W_{1}^{*} + W_{p}^{*}/p} \tag{19}$$

and system size: The workload of the sequential part is assumed to be independent of both problem size

and the memory requirement m for this workload are related by W = g(m). If we assume that g(x) is a semihomomorphism and that the total memory capacity M of one processor is available for the workload W_p , we find The scaled parallel workload needs some more consideration. The workload W

$$W_p^* = g(pm_R) = \overline{g}(p)g(m_R) = \overline{g}(p)W_p \tag{21}$$

scaled speedup is amount of memory in the system with a factor p. The resulting memory-bounded The function $\overline{g}(p)$ describes the increase in parallel workload after increasing the total

$$S_{p}^{*} = \frac{W_{1} + \overline{g}(p)W_{p}}{W_{1} + \overline{g}(p)W_{p}/p}$$
 (21)

which is Eq. (16) of Sun and Ni [6].

- to Amdahi's law. $\bar{g}(p) = 1$. This corresponds to the fixed-problem size and equation 21 reduces Let us investigate three special cases.
- $\overline{\hat{g}}(p) = p$. The workload increases linearly with the available memory, keeping
- of the parallel program, and the resulting speedup is larger than the fixed-time the total execution time fixed. This corresponds to Gustafson's law. $\overline{g}(\rho) > p$. Here, the workload increases faster than the memory requirements

A function g(x) is a semihomomorphism if $g(cx) = \overline{g}(c)g(x)$. For instance, the function $g(x) = ax^{h}$ is a semihomomorphism with $g(x) = x^{h}$.

magnitude analysis, where we only keep the highest order terms. We will investigate the example programs of the previous section. In order to find expressions for $\overline{g}(p)$ we usually have to perform an order of

The matrix-matrix product requires to store three $n \times n$ matrices, therefore the memory requirement is $M=3n^2$. The total work (assuming that it can be done in parallel) is $W_p=n^2(2n-1)\sim 2n^3$ for large n. Therefore $W_p=3^{-3/2}\times 2$ $M^{3/2}$, and we immediately find $g(p)=p^{3/2}$ and

$$W_p = p^{3/2}W_p . (22)$$

This result can also be derived by putting M' = pM. From this we find for n', which is the size of the scaled matrix, $n' = p^{1/2}n$. Therefore,

$$W_p^* = 2(n^*)^3 = 2p^{3/2}n^3 = p^{3/2}W_p$$

than for fixed-time speedup. This is an example where $\tilde{g}(p) > p$, and the memory-bounded speedup is even better

Secondly consider the parallel matrix-vector product with the $n\times n$ matrix stored in main memory. The memory requirement is $M=n^2+2n$. The first term is the memory of the matrix, the second term is for the argument and result vector. The work is $W_p = n(2n - 1)$. If we assume that n is very large, $W_p = 2M$, and $\overline{g}(p) = p$.

$$W_p^* = \rho W_p \tag{23}$$

memory bounded speedup and fixed time speedup are equivalent in this case. Again, this result is easily derived by putting M = pM.

that the amount of work to calculate one element equals e. In that case, the total amount of parallel work in the matrix vector product equals $W_{\mu} = n(2n-1) + en^2$. Now we only have to store the argument and result vector, and therefore M = 2n. Finally, consider the case of the parallel matrix-vector product, where the matrix is not kept in memory. Assume that we can calculate the matrix elements, and Assuming large n we find

$$W_p = \frac{2+e}{4}M^2$$

and $\overline{g}(p) = p^2$. In this special case the memory bounded work increases as the square of the number of processors,

$$W_p^* = p^2 W_p$$

(24)

We will postpone numerical calculations of the resulting scaled speedups until

3.2 Data Replication and Application of Memory Efficiency

processors is more efficient than to keep it stored in memory of one processor and communicate it to other processors. However, due to this replication of data, the relation between the scaled and original workload in the memory bounded speedup be replicated. This is due to the fact that in many parallel calculations some data items are needed in all processors. Replication of this data in memory of all model, as expressed in Eq. (20), no longer holds. Here, as was pointed out by Sun and Ni [6], data in parallel programs usually has to We will now again focus our attention to Distributed Memory architectures

Sun and Ni circumvented this problem by defining the function

$$G(p) = \frac{W_p}{W_p}. \tag{25}$$

With this definition the memory bounded speedup becomes
$$W_1 + G(p)W_p$$

$$S_p^* = \frac{W_1 + G(p)W_p}{W_1 + G(p)W_p/p + Q_p(W^*)}$$
(26)

where we also included the overhead function Q. We will derive an expression for $G(\rho)$ using the memory efficiency. From Eq. (4) and Eq. (16) we find that the total workload of a parallel program is limited by

$$W < g(M) = \overline{g}(\varepsilon_{m} p) W_{max},$$

This limit on the workload of a program gives an upper bound to the scaling of workloads in scaled speedup models. In fact, we will show that the function G(p), as defined by Eq. (25), equals $\bar{g}(\varepsilon_m p)$. with was the maximum attainable workload of a program running on 1 processor.

The memory requirement per node of the scaled workload in the memory bounded speedup model equals the memory requirement of the original workload:

$$m(p)=M$$

Furthermore, the total memory requirement of the scaled workload equals the memory requirement per node of the scaled workload for p=1:

$$m'(1) = M'$$
. If we substitute these two relations in the definition of the memory efficiency, Eq.

$$M^* = \varepsilon_m^* p M \tag{28}$$

Using Eq. (25) and Eq. (28) we can now derive an expression for G(p):

$$G(p) = \frac{g(M^*)}{g(M)} = \overline{g}(\varepsilon_m p) . \tag{29}$$
a final resulting expression for the memory bounded speedup

and a final resulting expression for the memory bounded speedup

$$S_{p} = \frac{W_{1} + \overline{g}(\varepsilon_{m} P)W_{p}}{W_{1} + \overline{g}(\varepsilon_{m} P)W_{p}/P + Q_{p}(W^{*})}$$
(30)

upper bound of speedup. As will become clear, in many situations this upper bound is between the fixed-load upper bound of Amdahl and the fixed-time upper bound of Note that this memory bounded speedup is not necessarily the optimal scaled speedup because the overhead function Q depends strongly on the details of the parallel program and the underlying parallel hardware. However, if we neglect the overhead Q. but still include the effects of data replication via ϵ_m , Eq. (30) results in a realistic

matrix product we have $g(p) = p^{3/2}$. Using Eq. (29) and Eq. (6) we immediately find the matrix-vector product. As was shown in the previous section, for the matrixthe expression for G(p): Let us now consider once more the examples of the matrix-matrix product and

$$G(p) * \left(\frac{3p}{2+p}\right)^{3/2} \tag{31}$$

775

= p). Due to data replication the memory capacity requirements increase much faster than the fixed-load speedup (G = 1), but much smaller than the fixed-time speedup (Gthan the computational requirements. which is equal to the result of Sun and Ni [6]. For large p, $G(p) = 3^{3/2}$, which is larger

g(p) = p and $\varepsilon_m = 1$, resulting in For the matrix-vector product, with the matrix stored in memory, we have

$$G(p) = p$$
, ich is exactly the fixed time case.

(32)


which is exactly the fixed time case.

Finally consider the matrix-vector product without storing the matrix. Remembering that in this case $\overline{g}(p) = p^2$, and using Eq. (10), the memory bounded scaling function for the out-of-core matrix-vector product is


$$G(p) = \left(\frac{2p}{1+p}\right)^{2}.$$

(33)

Again, due to the replication of data, the memory capacity requirements grow faster than the computational requirements, and $G(p) \sim 4$ for large p. Memory bounded speedup will be slightly better than fixed-load speedup, but will not come close to the lixed-time speedup of Gustafson.



memory bounded speedup with replication, and the dashed dotted line is the memory bounded speedup without data time case (Gustafson), the dashed line is the case (Amdahl), the dotted line is the fixedsequential portion of the program α, for 512 matrix vector product as a function of the Figure 2: Scaled speedup S of the out-of-core processors; the solid line is the fixed-load data



replication. The memory bounded speedup guishable from the fixed time case, without data replication is the memory bounded speedup with data (Gustafson), and the dashed dotted line is solid line is the fixed-load case (Amdahl), Figure 3: Scaled speedup S of the out-of therefore not drawn the dotted line the number of processors, for $\alpha = 0.01$; the core matrix vector product as a function of is the fixed-time case

replication is indistinguishable from the fixed time case, and therefore not drawn data replication. Note that in Fig. (3) the memory bounded speedup without data fixed-load case, the fixed-time case and the memory-bounded case, with - and without and as a function of p for $\alpha = 0.01$ respectively. The speedup was calculated for the vector product as a function of α (the sequential fraction of the program) for p=512, Fig. (2) and (3) show the resulting scaled speedup for the out-of-core matrix

Discussion and Conclusions

4

major role to assess the cost-effectiveness of parallel computing. computer, we can assume that memory efficiency of a parallel program should play a computer. If one realizes that memory usually is the most expensive part of a parallel well distributed memory is utilized if the number of nodes is increased in a parallel amount of data replication in a parallel program. Memory efficiency expresses how We introduced the concept of memory efficiency, which is a measure of the

of the parallel program. increasingly bad utilization of available memory, and a degradation of the scalability workload can lead to an increase in the amount of replicated data. This results in work. However, in contrast with the sequential workload, The fraction of replicated data plays the same role as the fraction of sequential increasing the total

modest improvement compared to Amdahl's law. the out-of-core matrix vector product, memory bounded speedup will only result in efficiency is inversely proportional to p, e.g. due to the large global data buffers in models are the solution to Amdahl's sequential bottle-neck, and memory bounded However, if the implementation of the parallel program is such that the memory speedup models with $\varepsilon_m = 1$ will give almost ideal upper bounds to speedup From Fig. (2) and (3) we can draw two important conclusions. Scaled speedup

behaves if the number of nodes is increased. total available memory is full, and one wants to analyze how the parallel program bounded speedup and memory efficiency become important when at some point the original, unscaled problem is the largest problem fitting in memory of one node. If computation of the memory-bounded speedup in Fig. (2) and (3) it is assumed that the bounded speedup in terms of the daily practice of parallel computing. First, in the beyond the bounds given by the function $G(\rho)$, resulting in larger speedups. Memorywe would start with a much smaller unscaled workload, we can increase the workload We have to be cautious if we interpret our theoretical results of memory

data replication can result in bounds in the scaling of workloads shown in the case of the memory-bounded speedup model, to account for the fact that memory computers. Furthermore, it can be integrated with scalability theories, as was to assess the utilization of a parallel program of the available memory in distributed In conclusion, memory efficiency is a theoretical construction which is useful

S References

- 2 Combinations," IEEE Trans. Parallel Distrib. Systems. 5, 599-613 (1994).

 V. Kumar and A. Gupta, "Analyzing Scalability of Parallel Algoriths and X.H. Sun and D.T. Rover, "Scalability of Parallel Algorithm-Machine
- <u>4</u> 3 Architectures," J. Parallel Distrib. Computing 22, 379-391 (1994)
- 5] W. Ware, "The ultimate computer," IEEE Spectrum 9, 84-91 (1972).
 G. Amdahl, "Validity of the single processor approach to achieving large scale J.L. Gustafson, "Reevaluating Amdahl's Law," Communications of the ACM 31 computing capabilities, in Proc. AFIPS Conference, 1967, pp. 483 - 485
- 532 533 (1988)
- \$ Parallel Distrib. Comput. 19, 27-37 (1993). X.H. Sun and L.M. Ni, "Scalable Problems and Memory Bounded Speedup," J
- G.C. Fox, S.W. Otto, and A.J.G. Hey, "Matrix algorithms on a hypercube 1: Matrix multiplication,* Parallel Computing 4, 17 - 31 (1987).